CS250P: Computer Systems Architecture Circuits Recap – Digital Why And How



Sang-Woo Jun Fall 2022



Large amount of material adapted from MIT 6.004, "Computation Structures", Morgan Kaufmann "Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition", and CS 152 Slides by Isaac Scherson

Course outline

D Part 1: The Hardware-Software Interface

- What makes a 'good' processor?
- Assembly programming and conventions

Part 2: Recap of digital design

- Combinational and sequential circuits
- How their restrictions influence processor design
- Part 3: Computer Architecture
 - Computer Arithmetic
 - Simple and pipelined processors
 - Caches and the memory hierarchy
- Part 4: Computer Systems
 - Operating systems, Virtual memory

"Complex ISA can slow down the clock" Why?

The digital abstraction


"Building Digital Systems in an Analog World"

The digital abstraction

Electrical signals in the real world is analog
 Continuous signals in terms of voltage, current,

Modern computers represent and process information using discrete representations

- Typically binary (bits)
- Encoded using ranges of physical quantities (typically voltage)



Aside: Historical analog computers

Computers based on analog principles have existed

- Uses analog characteristics of capacitors, inductors, resistors, etc to model complex mathematical formulas
 - Very fast differential equation solutions!
 - Example: Solving circuit simulation would be very easy if we had the circuit and was measuring it
- □ Some modern resurgence as well!
 - Research on sub-modules performing fast non-linear computation using analog circuitry

Why are digital systems desirable?

Emphasis: NOISE!!




Polish analog computer AKAT-1 (1959) Source: Topory

Using voltage digitally

Key idea

- Encode two symbols, "0" and "1" (1 bit) in an analog space
- $\circ~$ And use the same convention for every component and wire in system




Problem: There is always noise between transmitter and receiver

Also, noise can accumulate as we pass through more gates




Building block of digital design: Transistors

□ A 3-terminal design which works as a switch



Building block of digital design: Transistors

□ Composed to create digital logic




CMOS NAND Gate

Ζ

Using voltage digitally


Key idea

- Encode two symbols, "0" and "1" (1 bit) in an analog space
- $\circ~$ And use the same convention for every component and wire in system




Handling noise

- □ When a signal travels between two entities, there will be noise
 - Temperature, electromagnetic fields, interaction with surrounding modules, ...
- \Box What if V_{out} is barely lower than V_L, or barely higher than V_H?
 - \circ $\,$ Noise may push the signal into invalid range
 - Rest of the system runs into undefined state!
- □ Solution: Output signals use a stricter range than input



Voltage Transfer Characteristic

- □ Example component: Buffer
 - $\circ~$ A simple digital device that copies its input value to its output
- □ Voltage Transfer Characteristic (VTC):
 - $\circ~$ Plot of V_{out} vs. V_{in} where each measurement is taken after any transients have died out.
 - Not a measure of circuit speed!
 - Only determines behavior under static input
- Each component generates a new, "clean" signal!
 - \circ $\,$ Noise from previous component corrected $\,$




Benefits of digital systems



Digital components are "restorative"

- \circ $\,$ Noise is cancelled at each digital component $\,$
- Very complex designs can be constructed on the abstraction of digital behavior
- Compare to analog components
 - Noise is accumulated at each component
 - Lay example: Analog television signals! (Before 2000s)
 - Limitation in range, resolution due to transmission noise and noise accumulation
 - Contrary: digital signals use repeaters and buffers to maintain clean signals



Source: "Does TV static have anything to do with the Big Bang?" How it works, 2012

CS250P: Computer Systems Architecture Digital Circuit Design Recap



Sang-Woo Jun Fall 2022




Large amount of material adapted from MIT 6.004, "Computation Structures", Morgan Kaufmann "Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition", and CS 152 Slides by Isaac Scherson

Combinational and sequential circuits

- □ Two types of digital circuits
- Combinational circuit
 - $\circ~$ Output is a function of current input values
 - output = f(input)
 - Output depends exclusively on input
- Sequential circuit
 - Have memory ("state")
 - Output depends on the "sequence" of past inputs






What constitutes combinational circuits


- 1. Input
- 2. Output
- 3. Functional specifications
 - $\circ~$ The value of the output depending on the input
 - o Defined in many ways!
 - Boolean logic, truth tables, hardware description languages, We've done this in CS151
- 4. Timing specifications Hinted at in CS151
 - Given dynamic input, how does the output change over time?


Some examples of combinational circuits

Aside: NAND is a universal gate, all other gates can be built using NAND
 BUT, raw transistors are often more efficient



NOT gate from transistors







Logic gates from NAND

Source: dummies.com

Some examples of combinational circuits

- Multiplexer selects one input signal (A/B) based on the control (S)
- Wider fan-in muxes can be built hierarchically






Hierarchical design of a 8x1 multiplexer


Some examples of combinational circuits

- Addition circuit chains together single-bit ("Full") adders
 - \circ 32 adders for 32-bit adder



Inputs			Outputs	
A	В	$C_{ m in}$	S	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Full adder




32-bit ripple carry adder

Source: PyQUBO: Python Library for Mapping Combinatorial Optimization Problems to QUBO Form

Timing specifications of combinational circuits


- □ Propagation delay (t_{PD})
 - $\circ~$ An upper bound on the delay from valid inputs to valid outputs
 - Restricts how fast input can be consumed
 (Too fast input → output cannot change in time, or undefined output)



Timing specifications of combinational circuits


□ Contamination delay (t_{CD})

- $\circ~$ A lower bound on the delay between input change to output starting to change
 - Does not mean output has stable value!
- Guarantees that output will not change within this timeframe regardless of what happens to input



No promises during XXXXX


The basic building block: CMOS transistors ("Complementary Metal-Oxide-Semiconductor")




Everything is built as a network of transistors!

The basic building block: CMOS FETs

Remember CS151 – FETs come in two varieties, and are composed to create Boolean logic



Making chips out of transistors...?



Intel 4004 Schematics drawn by Lajos Kintli and Fred Huettig for the Intel 4004 50th anniversary project

The basic building block 2: Standard cell library


Standard cell

- Group of transistor and interconnect structures that provides a boolean logic function
 - Inverter, buffer, AND, OR, XOR, ...
- For a specific implementation technology/vendor/etc..
- Also includes physical characteristic information
- Eventually, chips designs are expressed as a group of standard cells networked via wires
 - Among what is sent to a fab plant

AND, OR, XOR,	Gate	Delay (ps)	Area (µ²)
nplementation technology/vendor/etc	Inverter	20	10
hysical characteristic information	Buffer	40	20
	AND2	50	25
s designs are expressed as a	NAND2	30	15
d cells networked via wires	OR2	55	26
sent to a fab plant	NOR2	35	16
	AND4	90	40
Example:	NAND4	70	30
Various components have different delays and area!	OR4	100	42
The actual numbers are not important right now	NOR4	80	32

Aside: Describing chips for foundries

- **GDSII**, OASIS file formats
- Depicts many standard cells connected via multiple wire layers




Source: File:Silicon_chip_3d.png, Tgrebinski, File:Wikipediaoasisimage 2.png (Wikipedia)

Back to propagation delay of combinational circuits

□ A chain of logic components has additive delay


- $\circ~$ The "depth" of combinational circuits is important
- □ The "critical path" defines the overall propagation delay of a circuit



Sequential circuits

Combinational circuits on their own are not very useful


- □ Sequential logic has memory ("state")
 - $\circ~$ State acts as input to internal combinational circuit
 - $\circ~$ Subset of the combinational circuit output updates state



Synchronous sequential circuits

"Synchronous": all operation are aligned to a shared clock signal


- $\circ~$ Speed of the circuit determined by the delay of its longest critical path
- For correct operation, all paths must be shorter than clock speed
- Either simplify logic, or reduce clock speed!




A bit more about clocks

□ All components of a synchronous circuit shares a common clock signal

- Typically dynamic behavior starts at rising clock edge
- Clocks propagated via special "clock tree" wires



Clock distribution H tree



Source: Buffer Insertion and Sizing in Clock Distribution Networks with Gradual Transition Time Relaxation for Reduced Power Consumption


Timing constraints of state elements

- □ Synchronous state elements also add timing complexities
 - $\circ~$ Beyond propagation delay and contamination delay
- □ Propagation delay (t_{PD}) of state elements
 - $\circ~$ Rising edge of the clock to valid output from state element
- □ Contamination delay (t_{CD})
 - $\,\circ\,\,$ State element output should not change for $t_{\rm CD}$ after clock change
- □ Setup time (t_{SETUP})
 - $\,\circ\,\,$ State element should have held correct data for t_{SETUP} before clock edge
- □ Hold time (t_{HOLD})
 - $\,\circ\,\,$ Input to state element should hold correct data for t_{HOLD} after clock edge

Timing behavior of state elements

Meeting the <u>setup time</u> constraint

- "Processing must fit in clock cycle"
- After rising clock edge,
- \circ t_{PD}(State element 1) + t_{PD}(Combinational logic) + t_{SETUP}(State element 2)
- must be smaller than the clock period





Otherwise, "timing violation"

Timing behavior of state elements

□ Meeting the <u>hold time</u> constraint

- "Processing should not effect state too early"
- After rising clock edge,
- \circ t_{CD}(State element 1) + t_{CD}(Combinational logic) = Guaranteed time output will not change
- must be larger than t_{HOLD} (State element 2)





If any constraint is violated, state may hold wrong data!

Real-world implications

Constraints are met via Computer-Aided Design (CAD) tools


- Cannot do by hand!
- Given a high-level representation of function, CAD tools will try to create a physical circuit representation that meets all constraints
- □ Rule of thumb: Meeting <u>hold time</u> is typically not difficult
 - \circ e.g., Adding a bunch of buffers can add enough t_{CD}(Sequential Circuit)
- □ Rule of thumb: Meeting <u>setup time</u> is often difficult
 - \circ $\,$ Somehow construct shorter critical paths, or
 - reduce clock speed (We want to avoid this!)

How do we create shorter critical paths for the same function?

Simplified introduction to placement/routing


Mapping state elements and combinational circuits to limited chip space

- $\circ~$ Also done via CAD tools
- May add significant propagation delay to combinational circuits
- **Example:**
 - Complex combinational circuits 1 and 2 accessing state <u>A</u>
 - Spatial constraints push combinational circuit 4 far from state A
 - Path from B to A via 4 is now very long!
- **Q** Rule of thumb:
 - One comb. should not access too many state
 - $\circ~$ One state should not be used by too many comb.



Looking back: Why are register files small?

□ Why are register files 32-element? Why not 1024 or more?



Real-world example

□ Back in 2002 (When frequency scaling was going strong, but larger FETs)

- Very high frequency (multi-GHz) meant:
- \circ ... setup time constraint could tolerate
- $\circ \ \ ...$ up to 8 inverters in its critical path
- \circ Such stringent restrictions!

Can we even fit a 32-bit adder there? No!

"Complex ISA can slow down the clock" Why?

If (encoding[0] == True)
 param1 = encoding[15:8];
else
 param1 = encoding[31:16];

Adds a MUX latency to critical path...